

VHDL Design of W-CDMA DS-SS System using Gold Code

Gaurav P. Channe¹, C.N. Bhojar²

¹M.Tech Student, VLSI, PCE, Nagpur

²Electronics Dept. PCE, Nagpur

Abstract: In past few years, lot of research is performed in both industries and academics into the development of CDMA. In DS-SS CDMA multiple signal channels occupy the same frequency band being distinguished by the use of different spreading codes. Digital cellular telephone system and personal communication system uses CDMA communication. CDMA is robust against noise and its capacity can be enhanced. The CDMA is uniquely featured by its spectrum-spreading randomization process employing a pseudo-noise (PN) sequence, thus is often called the spread spectrum multiple access (SSMA).

In this project direct sequence spread spectrum principle based code division multiple access (CDMA) transmitter and receiver is implemented in VHDL for FPGA. The transmitter module mainly consists of data generator, programmable chip sequence generator (PN sequence generator), direct digital frequency synthesizer (DDFS), BPSK modulator blocks. The receiver modular mainly consists of BPSK demodulator, programmable chip sequence generator (PN sequence generator), matched filters, threshold detector blocks. Modelsim Altera 13.1 tool will be used for functional and logic verification at each block. The Xilinx synthesis technology of Xilinx ISE 9.2i tool will be used for synthesis of transmitter and receiver on FPGA Spartan 3E.

A transmitter and Receiver components have been designed individually using Bottom-up approach. The designs then are combined and defined by component declaration and port mapping. This project concentrates on application of VHDL simulation and FPGA compiler to Wireless Data components.

Keywords: DS-SS, BPSK modulator and demodulator, FPGA, PN sequence generator, VHDL. .

1. INTRODUCTION

In communication systems an attractive approach for economical, spectral efficient, and high quality digital cellular and personal communication services is the use of Direct sequence code division multiple access (DS-SS) technique due to its improved privacy and security, increased capacity.

Code Division Multiple Access (CDMA) principle offers many real advantages over existing time division or frequency

division approaches. These advantages have been proven in military and aerospace applications in the past forty years. Because of this heritage, the overall complexity of the first generation CDMA systems tend to render themselves unsuitable for cost conscious consumer products, notably in cordless telephones and wireless PABX applications. This paper will describe an alternate implementation of the basic CDMA principle with user cost benefit tradeoff as the primary focal point. VHDL implementation of DS-SS transmitter and receiver has been proposed in this project. Every mobile handset and every wireless base station operates on the same frequency spectrum. In order to discriminate one conversation from the other, every handset broadcast a unique code sequence is called as pseudo noise code. In this project pseudo noise code is generated by using two seven bit LFSRs. Code signal is called as chip signal. The chips modulated by the carrier using a digital modulation technique BPSK. The carrier is generated by using the technique discrete digital frequency synthesizer CDMA base stations must be able to discriminate this different code sequences in order to distinguish one transmission from other. This discrimination is accomplished by means of a matched filter. A matched filter is a filter whose frequency spectrum is exactly designed to match the frequency spectrum of the input signal. Here matched filter generating the pseudo noise code, generated noise code is correlated with the received code for detecting original data.

2. MULTIPLE ACCESS TECHNIQUES

Multiple Access method allows many simultaneous users to use the same fixed bandwidth frequency spectrum. For mobile phone systems the total bandwidth is typically 50 MHz, which is split in half to provide the forward and reverse links of the system. Sharing of the spectrum is required in order to increase the user capacity of any wireless network. FDMA, TDMA and CDMA are the three major methods of sharing the available bandwidth to multiple users in wireless system. Among these multiple access techniques CDMA provides less interfered and more secured type communication hence is more important.

each bit is represented by multiple bits using a spreading code or chipping code this spreads signal across a wider frequency band chipping code is of higher bit rate than the data (often by a factor of 10 or more) direct sequence transmitters work in the time domain by **exclusive ORing** a pseudo-random binary sequence (the **chipping code**) with the data to be transmitted XOR with 0 can be interpreted as "no inversion", i.e. if it is 0, send 0; if it is 1, send 1 XOR with 1 can be interpreted as "to invert", i.e. if it is 0, send 1; if it is 1, send 0 in DS-CDMA the data signal is directly modulated by a digital, discrete time, discrete valued code signal from this direct multiplication that the direct sequence CDMA gets its name.

4. DESIGN AND IMPLEMENTATION

4.1 Specification

- Type of PN Sequence: Gold Code
- LFSR Size: Two 7 bit LFSRs Gold Sequence
- PN Sequence Length: 127 bit gold sequence
- Maximum no. of communication Links: 63
- Type of Correlator: Matched Filter.
- Type of Signal Synthesis: LUT based direct digital frequency
- Type of Modulation: BPSK
- Type of demodulation: Coherent BPSK demodulation

4.2 Synthesis

- Phase Resolution in DDFS : 5.625
- Threshold Type adjustable: Constant Threshold value.
- Front end Design Entry : VHDL
- Back end Synthesis : Xilinx Spartan II FPGA
- Tools used while developing, testing, implementing and programming the CDMA transmitter and receiver blocks. Simulation - Modelsim ALTERA 10.1 Edition
- Synthesis - Xilinx Synthesis Technology (XST) of Xilinx ISE 9.2i

4.3 CDMA Transmitter

In CDMA transmission user data is spreaded by a PN sequence and then modulated using BPSK modulation where in the carrier is generated using digital frequency synthesizer principle .Then the modulated signals from different users are combined and transmitted.




Fig. 4. Block Diagram of Transmitter.

4.3.1 Clock Distributer

The clock distributor derives different clock signals from master clock, which are required for Spread spectrum signal generation.

4.3.2. PN-Sequence Generator

Here we are implementing GOLD code using two 7 bit LFSR. Gold code has good autocorrelation and low cross-correlation.




Fig. 5. Gold code generator

4.3.3 Signal Spreader

The function of signal spreader is to generate PN sequence when the information bit is "1". and generate the complement of the PN sequence if the information bit is "0". For this we use XOR gate controlled inverter action. The spreaded chip signal is used for modulation by BPSK modulator.

4.3.4 BPSK Modulator

The BPSK modulator produces the band pass spread spectrum signal which is suitable for transmission from the spreaded signal. The BPSK modulator is implemented using pure digital architecture. The Direct Digital Frequency Synthesis (DDFS) technique with phase shifting provision is used for the signal generation.

CDMA Receiver

The CDMA receiver gets its input from the transmitter section and recovers the data using matched filter. The matched filter can distinguish the PN sequence and the passes the data to the respective user.




Fig. 6. Block diagram of CDMA Receiver

The receiver performs the following steps to extract the Information:

- Demodulation
- Accumulation
- Scaling
- Serial to parallel conversion
- Multiplying and despreading
- Threshold device

4.4.1. BPSK demodulator

BPSK demodulator receives the DS-CDMA signals. The BPSK demodulator produce 15 (-7 to 7) digital words, unlike in conventional BPSK demodulator which produces only two symbols (“1” and “0”). This is necessary due to the low power spectral density of DS-CDMA signals and it is only possible to detect the information bits after correlation.

4.4.2 Multiplier

Multiplies the incoming signal with the LO output. The multiplication is performed in 2s complement and the 15 bit result is given to the accumulator.

4.4.3 Local Oscillator

The Local oscillator produces 6 bit signed bits representing the COS signal. The same principle DDFS which is used in transmitter is used in the receiver.

4.4.4 Accumulator

Functions as integrator in the analog equivalent. The accumulator accumulates the outputs of multiplier for one symbol duration and outputs at the beginning of next symbol.

4.4.5 Scaling Device

The scaling device accepts the output of accumulator and scales its value to 4 bit signed number range, i.e., -7 to +7.

This is done in order to reduce the complexity at the correlator and even at the hardware implementation level.

4.4.6 The Serial to Parallel converter

The serial to parallel converter accepts the outputs of the BPSK demodulator and produces parallel vector with an array of 128 words. This parallel 128 words constitute the most recent 128 outputs of the BPSK demodulator. This becomes input to the correlator.

In the receiver side the complete PN sequence is required every time for correlating with the outputs of BPSK demodulator it is provided as a parallel vector. Also “1” of PN sequence is provided as +1 and “0” is provided as -1, which is the required form for correlator.

4.4.7 Threshold Detector

The threshold detector compares the magnitude of the correlator output with the threshold value. If the magnitude of the correlator output is higher than the threshold value, then it raises a flag indicating that one bit is detected. If the sign of the correlator output is positive, then it will be interpreted as “1”. Otherwise it will be declared as “0”. The detected information bit.

4.4.8 Matched filter

Matched filter based correlator is used for receiving the DS-CDMA signals. The correlator accepts the 128 demodulator outputs and multiplies with 128 length PN sequence which is a sequence of +1 and -1. The outputs of multipliers are accumulated to produce the correlator output. The magnitude of the correlator output peaks whenever exact match occurs between the PN sequence and BPSK demodulator outputs. The output of the matched filter is given to the threshold detector, for detecting the information bits.

5. RESULT




Fig.7. Simulation Result for Transmitter.




Fig.8. Simulation result for Cdma System.

In the simulation result we can observe that the received data is same as user data with some amount of delay.

After applying the 14 bit user key 127 bit gold sequence is generated, Synchronization is maintained using buffer logic, start of PN-sequence is indicated by Sos signal, transmitted DS CDMA signal is Out_ss_signal and Flag_detect is raised to 1 whenever a bit is detected.

6. CONCLUSION

The successful implementation of various modules of DSSS CDMA system is done. It has been observed that the implemented design is fully reconfigurable on any communication links. System developed is implemented with 127 gold code sequence; Implementation with variable length sequence can also be done. The developed DS CDMA system provides efficient area utilization on FPGA. This is obtained by implementing scaling process in receiver section.

7. FUTURE SCOPE

This project can be further extended to implement multiple transmitters and receivers system .It can be implemented with different modulation techniques and a comparative analysis can also be made. Various techniques can also be implemented to improve the multipath interference effect. The concept can be extended to design the Global Positioning System which is CDMA system. Frequency hopping spread spectrum technique can also be implemented and compared.

REFERENCES

- [1] M.K. Simon, D.Divsalar and D.Raphaehi “improved parallel interference cancellation for CDMA” IEEE Trans.Commun..vol. 46 Feb 1998.
- [2] B.S. Tripathi, proff. Monika Kapoor, Jan. 2013 “Review on DS SS CDMA Tx and Rx for Adhoc Network” International Journal of Advances in Engineering & Technology, Vol. 5, Issue 2, pp. 274-279.
- [3] Chang, K., C. (1997), Digital Design and Modeling with VHDL and Synthesis, IEEE service center, Piscataway.
- [4] Rodger E. Ziemer and Roger L. Peterson. “Digital Communications and Spread Spectrum Systems” Macmillian Publishing Company, New York 1985.
- [5] J. Padhye, V. Firoiu, and D. Towsley, “A stochastic model of TCP Reno congestion avoidance and control,” Univ. of Massachusetts, Amherst, MA, CMPSCI Tech. Rep. 99-02, 1999.




Fig.9.Waveform of LUT_COS




Fig. 10 Design summary